Abstract. In this paper, we present a new low-power Programmable Gain Amplifier (PGA) with a DC-offset cancellation to reduce chip area, cost and power. The PGA adjusts 8-level gains from 4dB to 60dB using the 8 CMOS switches and 16 passive resistors in parallel, and DC-offset circuit is based on a Miller effect technique. It is fabricated using Magnachip/SK Hynix 0.18-μm CMOS 1poly-6metal process. The proposed system showed excellent gain error of less than 0.24dB, very small die area of 0.015mm 2 and low power consumption of 1.137mW.
Introduction
The active research for CMOS RF integrated circuit is being studied for small chip area, low cost and low power consumption. To achieve these goals, the system can be a single chip using Direct Conversion Receiver (DCR) technique. The DCR technique as compared to the conventional super-heterodyne receiver technique has no intermediate frequency (IF) , the removed image problem, and bulky external filter [1] .
Despite these advantages, the DC-offset phenomenon can degrade the system performance. The DC-offset occurred in the analog baseband is amplified as a gain of the variable amplifier. Since this problem is effected on the operation area of the analog-to-digital converter (ADC), the system performance is degraded and signal demodulation may not be generated.
A PGA is essential to maximize the dynamic output range of the system, and it is possible to adjust the gain. An analog gain control technique generally utilizes a variable trans-conductance and resistor, and a digital technique uses CMOS switches.
This paper proposes a PGA with DC-offset cancellation circuit (DCOC) for DCR. The suitable PGA still remains to be the major issues to make affordable commercial systems [2] . To solve DC-offset problem, this paper proposes continuous time feedback calibration loop using Miller effect to reduce the DC-offset level without large capacitance [3] . This circuit adjusts gains of 8 levels with 4dB ~ 60dB by steps of 8dB. Fig. 1 shows the proposed PGA. It has fully symmetric structure at differential mode, and sources of transistors, M 1 -M 2 have an opposite voltage when two inputs with opposite phases are inserted into the circuit. Both sides of the symmetrical structure have the same value of direct current at the source node, and then the gain is adjustable by changing the degeneration resistor. To obtain a more accurate and higher gain, the proposed PGA includes Gm-boosting source-degenerated differential pair and an additional amplifier stage [4] . The DC-offset cancellation circuit (DCOC) is based on Miller effect with continuous time feedback as shown Fig. 2 . It is implemented in capacitor and resistor of the large value using the Miller effect. The external components need the additional pin and increase the whole system dimensions. To solve the problem, this paper uses the Miller capacitors based on the continuous time feedback technique. The Miller effect is used to realize a large value capacitor. Using this technique, it is possible to reduce chip size and power consumption [5] . Fig. 2 shows gain adjustment stage of PGA using degeneration resistor (2R s ) consisting of resistors and CMOS switches. The gain adjustment stage of proposed PGA is designed using half of the size of the passive elements and on-resistor of the switch for the degeneration resistor. The gain of the proposed PGA is determined by the value of degeneration resistor [6] . To increase linearity of switch and decrease chip size, we used CMOS switches and resistors. It consists of 16 CMOS switches and 8 resistors to provide various gains. 
PGA with DC-offset Cancellation Circuit

Conclusions
This paper presented a new low-power Programmable Gain Amplifier (PGA) with DC-offset cancellation. The PGA consisted of differential amplifier stage, buffer stage, CMOS switches, passive resistors and DC-offset cancellation stage using the Miller effect. It showed the output DC-level of almost zero with 30μV. We fabricated PGA using Magnachip/SK Hynix 0.18-μm CMOS 1poly-6metal process. The proposed system showed very low power consumption of 1.137mW, very small gain error of less than 0.24dB, and very small chip area of 0.015mm 2 compared to conventional results.
